Encoder architecture for optimization of raster images compression to the JPEG format
Keywords:
image compression, JPEG encoder, embedded systems, low-power devices, raster graphics, hardware acceleration
Abstract
This article proposes an image encoder architecture to the JPEG format, which allows optimization of image compressing process, is based on the concept of modularity, utilizes pipelining, allowing flexible adjustment of the compression process to accommodate available hardware accelerations. This approach aims to meet specific performance and energy consumption requirements in image processing devices
References
1. Kazuo Sakiyama. Finding the best System Design Flow for a High-Speed JPEG Encoder [Електронний ресурс] / Kazuo Sakiyama, Patrick R. Schaumont, Ingrid M. Verbauwhede. – 2003.
2. Bryan Chan Jia Ching. Implementation of an 8x8 Discrete Cosine Transform on Programmable System-on-chip [Електронний ресурс] / Bryan Chan Jia Ching, Ab Al-Hadi Ab Rahman, Nabihah Ahmad. – 2018.
3. Mikael Andersson. Parallel JPEG Processing with a Hardware Accelerated DSP Processor [Електронний ресурс] / Mikael Andersson, Per Karlstr¨om. – 2004.
4. Tian-Yang Li. An FPGA-based JPEG preprocessing accelerator for imageclassification [Електронний ресурс] / Tian-Yang Li, Fan Zhang, Wei Guo, Jian-Liang Shen, Ming-Qian Sun.
5. Scavongelli C. FPGA implementation of JPEG encoder architectures for wireless networks [Електронний ресурс] / C. Scavongelli, M. Conti . – 2017.
2. Bryan Chan Jia Ching. Implementation of an 8x8 Discrete Cosine Transform on Programmable System-on-chip [Електронний ресурс] / Bryan Chan Jia Ching, Ab Al-Hadi Ab Rahman, Nabihah Ahmad. – 2018.
3. Mikael Andersson. Parallel JPEG Processing with a Hardware Accelerated DSP Processor [Електронний ресурс] / Mikael Andersson, Per Karlstr¨om. – 2004.
4. Tian-Yang Li. An FPGA-based JPEG preprocessing accelerator for imageclassification [Електронний ресурс] / Tian-Yang Li, Fan Zhang, Wei Guo, Jian-Liang Shen, Ming-Qian Sun.
5. Scavongelli C. FPGA implementation of JPEG encoder architectures for wireless networks [Електронний ресурс] / C. Scavongelli, M. Conti . – 2017.
Abstract views: 0 PDF Downloads: 0
Published
2023-12-16
How to Cite
Kurylko , M., & Marchenko , O. (2023). Encoder architecture for optimization of raster images compression to the JPEG format. COMPUTER-INTEGRATED TECHNOLOGIES: EDUCATION, SCIENCE, PRODUCTION, (53), 132-138. https://doi.org/10.36910/6775-2524-0560-2023-53-20
Section
Computer science and computer engineering